

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
7 November 2002 (07.11.2002)

PCT

(10) International Publication Number
WO 02/089168 A2

(51) International Patent Classification⁷: **H01J 1/312**, 9/02

(21) International Application Number: PCT/US02/12258

(22) International Filing Date: 16 April 2002 (16.04.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/846,047 30 April 2001 (30.04.2001) US

(71) Applicant: **HEWLETT-PACKARD COMPANY**
[US/US]; 3000 Hanover Street, Palo Alto, CA 94304-1112 (US).

(72) Inventors: **CHEN, Zhizhang**; 4411 Snowbrush Dr., Corvallis, OR 97330 (US). **BICE, Michael, David**; 6257 SW Trellis Dr., Corvallis, OR 97330 (US). **ENCK, Ronald, L.**; 1970 NE Conifer Blvd., Corvallis, OR 97330 (US). **REGAN, Michael, J.**; 3210 NW Arrowood Circle, Corvallis, OR 97330 (US). **NOVET, Thomas**; 2905 NW Ashwood

Drive, Corvallis, OR 97330 (US). **BENNING, Paul, J.**; 4736 NW Jeanice Pl., Corvallis, OR 97330 (US).


(74) Agent: **MYERS, Timothy, F.**; Hewlett-Packard Company, Intellectual Property Administration, 3404 E. Harmony Road, m/s 35, Fort Collins, CO 80525-9599 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: SILICON-BASED DIELECTRIC TUNNELING EMITTER



(57) Abstract: An emitter (50, 100) has an electron supply layer (10) and a silicon-based dielectric layer (20) formed on the electron supply layer (10). The silicon-based dielectric layer (20) is preferably less than about 500 Angstroms. Optionally, an insulator layer (78) is formed on the electron supply layer (10) and has openings defined within in which the silicon-based dielectric layer (20) is formed. A cathode layer (14) is formed on the silicon-based dielectric layer (20) to provide a surface for energy emissions (22) of electrons (16) and/or photons (18). Preferably, the emitter (50, 100) is subjected to an annealing process (120, 122) thereby increasing the supply of electrons (16) tunneled from the electron supply layer (10) to the cathode layer (14).

WO 02/089168 A2



Published:

- *without international search report and to be republished upon receipt of that report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

5

SILICON-BASED DIELECTRIC TUNNELING EMITTER

10

FIELD OF THE INVENTION

The invention is directed to field emission devices. In particular the invention is directed to the flat field emission emitters utilizing direct tunneling and their use in electronic devices.

15

BACKGROUND OF THE INVENTION

20

25

30

Several different field emission devices have been proposed and implemented to create electron emissions useful for displays or other electronic devices such as storage devices. Traditionally, vacuum devices with thermionic emission such as electron tubes required the heating of cathode surfaces to create the electron emission. The electrons are drawn in a vacuum space to an anode structure that is at a predetermined voltage potential to attract the electrons. For a display device such as a cathode ray tube, the anode structure is coated with phosphors such that when an electron impinges on the phosphor, photons are generated to create a visible image. Cold cathode devices such as spindt tips (pointed tips) have been used to replace the hot cathode technology. However, it has been difficult to reduce the size and integrate several spindt tips while maintaining reliability. As the size is reduced, the spindt tip becomes more susceptible to damage from contaminants in the vacuum that are ionized when an electron strikes it. The ionized contaminant is then attracted to the spindt tip and collides with it, thereby causing damage. To increase the life of the spindt tip, the vacuum space must have an increasingly high vacuum. A flat emitter having a larger emission surface can be operated

reliably at lower vacuum requirements. However, for some applications, the amount of current density from conventional flat emitters is not high enough to be useful. Thus a need exists to create a flat emitter that has high-energy current density that is also able to operate reliably in low vacuum environments.

5

SUMMARY

An emitter has an electron supply layer and a silicon-based dielectric layer formed on the electron supply layer. The silicon-based dielectric layer is preferably less than
10 about 500 Angstroms. Optionally, an insulator layer is formed on the electron supply layer and has openings defined within in which the silicon-based dielectric layer is formed. A cathode layer is formed on the silicon-based dielectric layer to provide a surface for energy emissions of electrons and/or photons. Preferably, the emitter is subjected to an annealing process thereby increasing the supply of electrons tunneled from
15 the electron supply layer to the cathode layer.

BRIEF DESCRIPTION OF THE DRAWINGS

20 Fig. 1 is an exemplary illustration of a tunneling emitter incorporating the invention.

Fig. 2 is an exemplary illustration of the use of the tunneling emitter of Fig. 1 to create a focused electron beam.

25 Fig. 3 is an exemplary illustration of an integrated circuit that includes several tunneling emitters and an optical lens to create a display device.

Fig. 4 is an exemplary block diagram of an integrated circuit that incorporates multiple tunneling emitters and control circuitry.

Fig. 5 is an exemplary illustration of a tunneling emitter on an integrated circuit that includes a lens for focusing the energy emissions from the tunneling emitter.

30 Fig. 6 is an exemplary display that is created from an integrated circuit that includes multiple tunneling emitters and an anode structure that creates or passes photons.

Fig. 7 is an exemplary storage device that incorporates an integrated circuit that includes multiple tunneling emitters for reading and recording information onto a rewriteable media.

Fig. 8 is a top view of an exemplary tunneling emitter.

5 Fig. 9 is an exemplary cross-sectional view of the tunneling emitter shown in Fig. 8.

Fig. 10 is an exemplary block diagram of a computer that incorporates at least one of the electronic devices, a display or storage device, which incorporate the tunneling emitters of the invention.

10 Figs. 11A-11L are illustrations of exemplary steps used in an exemplary process to create the tunneling emitter of the invention.

Figs 12A and 12B are charts of exemplary annealing processes used to optionally improve the tunneling emitters of the invention.

15 DETAILED DESCRIPTION OF THE PREFERRED AND ALTERNATE EMBODIMENTS

The present invention is directed to field emission emitters that provide high levels of emission current per square centimeter by using a silicon-based dielectric layer that has a sufficient thinness between about 200 and about 5000 Angstroms to create an electric field between an electron source and a flat cathode surface. Conventional flat emitter type devices have low emission current per square centimeter of surface area and thus are not usable in several applications. The invention uses a thin deposition of a silicon-based dielectric having suitable defects, to create a barrier in which electrons can tunnel between the electron source and the cathode surface through the defects within the dielectric. By using such a material, the emission current can be greater than 10 mAmps, 100 mAmps, or 1 Amp per square centimeter which is one, two, or three orders of magnitude, respectively, greater than that of conventional flat emitter technology. The actual emission rate will depend upon the design choices of the type and thickness of material used for the silicon-based dielectric layer. In addition to electron emissions, the invention is also able to create photon emissions that provides for additional uses for the emitter incorporating the invention. Further advantages and features of the invention will

20
25
30

become more apparent in the following description of the invention, its method of making and various applications of use.

In the illustrations of this description, various parts of the emitter elements have not been drawn to scale. Certain dimensions have been exaggerated in relation to other dimensions in order to provide a clearer illustration and understanding of the present invention. For the purposes of illustration, the embodiments illustrated herein are shown in two-dimensional views with various regions having depth and width. It should be understood that these region are illustrations only of a portion of a single cell of a device, which may include a plurality of such cells arranged in a three-dimensional structure.

Accordingly, these regions will have three dimensions, including length, width, and depth when fabricated on an actual device.

Further, one aspect of the invention is that it can be fabricated using conventional integrated circuit thin-film technologies. Several different technologies exist to perform several of the process steps and can be interchanged by those having skill in the art. For example, unless specifically called out, deposition of material can be by one of several processes such as evaporation, sputtering, chemical vapor deposition, molecular beam epitaxy, photochemical vapor deposition, low temperature photochemical vapor deposition, and plasma deposition, to name a few. Additionally, several different etch technologies exist such as wet etching, dry etching, ion beam etching, reactive ion etching, and plasma etching such as barrel plasma etching and planar plasma etching to name some of the possible etching technologies. Choice of actual technologies used will depend on material used and cost criteria among other factors.

Fig.1 is an exemplary diagram of an emitter device 50, preferably a flat emitter for electron and photon emission, which includes an electron source 10. On the electron source 10 is a silicon-based dielectric layer 20. Preferably, the silicon-based dielectric layer 20 is formed from a silicon based dielectric such as SiN_x , Si_3N_4 ($\text{RI} \sim 2.0$), Si_xN_y ($x:y > 3/4$, $\text{RI} \sim 2.3$), and SiC . Also, $\text{F}_y\text{-SiO}_x$ and $\text{C}_y\text{-SiO}_x$ are envisioned as being capable of use as silicon-based dielectric layer 20. The silicon-based dielectric layer preferably has a thickness about 500 Angstroms and preferably the thickness is within the range of about 250 to about 5000 Angstroms, such as 500 Angstroms or less. The chosen thickness determines the electrical field strength that the silicon-based dielectric layer must be able to withstand and the desired emitter emission current. Disposed on the silicon-based

dielectric layer 20 is a cathode layer 14, preferably a thin-film conductor such as platinum, gold, molybdenum, iridium, ruthenium, tantalum, chromium, or other refractive metals or alloys thereof. Other cathode layers can be used and are known to those skilled in the art. Preferably, the thickness of the cathode layer is 30 to 150 Angstroms. When a voltage source 24 having an emitter voltage V_e (about 3-10V) is applied to the cathode layer 14 and electron supply 10 via a contact 12, electrons tunnel from the substrate 10 (an electron supply) to the cathode layer 14. Because of the defects within the silicon-based dielectric layer 20, the electric field in which the electrons tunnel through is punctuated with various gaps and the electron emission 16 from the surface of the cathode layer 14 is greater than conventional designs. Also, photon emission 18 occurs along with the electron emission 16 to form the energy emission 22 from the emitter 50.

The electron field is calculated for various thicknesses as $\vec{E} = \frac{V_e}{t_{thickness}}$ where

$t_{thickness}$ is the thickness of silicon-based dielectric layer 20. For example, for a $V_e=10V$, the electric field is equal to 2×10^6 volts/meter for a 500 Angstrom thickness in the silicon-based dielectric layer. The minimum thickness for a particular carbon-based dielectric will depend on its dielectric strength.

Preferably, the silicon-based dielectric layer 20 is deposited using plasma enhanced chemical vapor deposition (PECVD). By using silicon-based dielectrics as the silicon-based dielectric layer, defective areas throughout the material are achieved and tunneling is done through the various defects due to the electric field generated between the electron source 10 and the cathode layer 14.

Fig. 2 is an exemplary diagram of a use for the emitter 50 of Fig. 1. In this application, the electron emission 16 is focused by an electrostatic focusing device or lens 28, exemplified as an aperture in a conductor that is set at predetermined voltage that can be adjusted to change the focusing effect of the lens 28. Those skilled in the art will appreciate that lens 28 can be made from more than one conductor layer to create a desired focusing effect. The electron emission 16 is focused by lens 28 into a focused beam 32 onto an anode structure 30. The anode structure 30 is set at an anode voltage V_a 26 which magnitude varies for an application depending on the intended use and the distance from the anode structure 30 to the emitter 50. For instance, with anode structure 30 being a recordable medium for a storage device, V_a might be chosen to be between 500

and 1000 Volts. The lens 28 focuses the electron emission 16 by forming an electric field 34 within its aperture. By being set at a proper voltage from V_e , the electrons emitted from the emitter 50 are directed to the center of the aperture and then further attracted to the anode structure 30 to form the focused beam 32.

5 Fig. 3 is an exemplary embodiment of a display 40 having an integrated circuit 52 that includes multiple integrated emitters 100 formed in an array of pixel groups. The integrated emitters 100 emit photon emission 18, a visible light source, which is focused with an optical lens 38 to a focused beam 32 that is viewable as an image. Preferably, the optical lens 38 is coated with a transparent conducting surface, such as indium tin oxide,
10 to capture electrons emitted from the emitter.

 Fig. 4 is an exemplary embodiment of an integrated circuit 52 that includes at least one integrated emitter 100 but preferably a plurality of integrated emitters 100 arraigned in an array. An emitter control circuit 72 is integrated onto the integrated circuit 52 and used to operate the at least one integrated emitter 100.

15 Fig. 5 is an exemplary embodiment of an integrated circuit 52 that includes an integrated emitter 100 and a lens array 48. The integrated circuit 52 is formed on a conductive substrate 10, preferably heavily doped silicon or a conductive material such as a thin film conductive layer to provide an electron source. On the substrate 10 is disposed a silicon-based dielectric layer 20 having a thickness between about 250 Angstroms and
20 about 5000 Angstroms, preferably about 500 Angstroms although about 250 to about 750 Angstroms is further preferable for some applications. Different layers of semiconductor thin-film materials are applied to the substrate 10 and etched to form the integrated emitter 100. Disposed on the silicon-based dielectric layer 20 is a cathode layer 14, preferably a thin-film conductive layer of platinum, gold, molybdenum, iridium,
25 ruthenium, tantalum, chromium, or other refractive metals or alloys thereof. The cathode layer 14 forms a cathode surface from which energy in the form of electrons and photons are emitted. The lens array 48 is applied using conventional thin-film processing and includes a lens 28 defined within a conductive layer and aligned with the integrated emitter 100 to focus the energy from the integrated emitter 100 onto a surface of an anode
30 structure 76. Anode structure 76 is located a target distance 74 from the integrated circuit 52.

Fig. 6 is an alternative embodiment of a display application using the integrated emitter 100 of the invention. In this embodiment, a plurality of emitters 100 is arranged and formed in an integrated circuit 52. Each of the emitters 100 emits energy emission 22 in the form of electron emissions 16 or photon emissions 18 (see Fig. 1). An anode structure, display 40, receives the emitted energy in display pixel 44, made up of display sub-pixels 42. Display sub-pixel 42 is preferably a phosphor material that creates photons when struck by the electron emission 16 of energy emission 22. Alternatively, display sub-pixel 42 can be a translucent opening to allow photon emission 18 of energy emission 22 to pass through the display 40 for direct photon viewing.

Fig. 7 is an alternative use of an integrated emitter 100 within in a storage device. In this exemplary embodiment, an integrated circuit (IC) 52 having a plurality of integrated emitters 100 has a lens array 48 of focusing mechanisms aligned with integrated emitters 100. The lens array 48 is used to create a focused beam 32 that is used to affect a recording surface, media 58. Media 58 is applied to a mover 56 that positions the media 58 with respect to the integrated emitters 100 on IC 52. Preferably, the mover 56 has a reader circuit 62 integrated within. The reader 62 is shown as an amplifier 68 making a first ohmic contact 64 to media 58 and a second ohmic contact 66 to mover 56, preferably a semiconductor or conductor substrate. When a focused beam 32 strikes the media 58, if the current density of the focused beam is high enough, the media is phase-changed to create an effected media area 60. When a low current density focused beam 32 is applied to the media 58 surface, different rates of current flow are detected by amplifier 68 to create reader output 70. Thus, by affecting the media with the energy from the emitter 50, information is stored in the media using structural phase changed properties of the media. One such phase-change material is In_2Se_3 . Other phase change materials are known to those skilled in the art.

Fig. 8 is a top view of an exemplary embodiment of the invention of an integrated emitter 100 that includes an emitter area 84 within the cathode layer 14. The cathode layer 14 is electrically coupled to and disposed on conductive layer 82 that is disposed over insulator layer 78. Integrated emitter 100 is shown as preferably a circular shape, however other shapes can be used. The circular shape is preferable in that the electric fields generated are more uniform as there are no discrete edges within the shape.

Fig. 9 is a cross-section of the exemplary embodiment of integrated emitter 100 shown in Fig. 8 looking into the 9-9 axis. A substrate 10, preferably a conductive layer or a highly doped semiconductor provides an electron supply to silicon-based dielectric layer 20 that is disposed within an opening defined within an insulator layer 78 and over the surface of insulator layer 78. A cathode layer 14, preferably a thin-film conductive layer is disposed over the silicon-based dielectric layer 20 and partially over the conductive layer 82 thereby making electrical contact with the conductive layer. Optionally, an adhesion layer 80 can be added to provide for a bonding interface between the conductive layer 82 and the insulator layer 78 depending on the particular materials chosen for insulator layer 78 and conductive layer 82.

Fig. 10 is an exemplary block diagram of a computer 90 that includes a microprocessor 96, memory 98, which is coupled to the microprocessor 96, and electronic devices, a storage device 94 and a display device 92. The electronic devices are coupled to the microprocessor 96. The microprocessor 96 is capable of executing instructions from the memory to allow for the transfer of data between the memory and the electronic devices, such as the storage device 94 and the display device 92. Each electronic device includes an integrated circuit that has an emitter incorporating the invention and preferably a focusing device for focusing the emissions from the emitter. The emitter has an electron supply layer with an insulating layer disposed thereon. The insulating layer has an opening defined within which a silicon-based dielectric layer is formed on the electron supply layer. On the silicon-based dielectric layer is a cathode layer. Preferably but optionally, the integrated circuit with the emitter has been subjected to an annealing process thereby increasing the supply of electrons that can tunnel from the electron supply layer to the cathode layer.

Figs 11A to 11L illustrate exemplary process steps used to create an emitter incorporating the invention. In Fig 11A, a mask 102, of dielectrics or photoresist is applied to a substrate 10, preferably a silicon semiconductor substrate, although substrate 10 might be a conductive thin-film layer or a conductive substrate. Preferably substrate 10 has a sheet resistance of about 100 to 0.0001 ohms centimeter.

In Fig. 11B an insulator layer 78 is created, preferably by field oxide growth when substrate 10 is a silicon substrate. Optionally, the insulator layer 78 can be formed of other oxide, nitride, or other conventional dielectrics deposited or grown alone or in

combination using conventional semiconductor processes. The insulator layer 78 is created on substrate except in areas covered by mask 102. The area defined by mask 102, and thus the resulting voids or defined openings within insulator layer 78 determines the location and shape of the latter formed integrated emitter 100 when mask 102 is removed.

5 In Fig. 11C, a silicon-based dielectric layer 20 is applied on the substrate 10 and insulator layer 78. Preferably, the silicon-based dielectric layer 20 is applied using plasma enhanced chemical vapor deposition (PECVD). Other deposition techniques are known to those skilled in the art. The silicon-based dielectric layer 20 is preferably SiC, SiN_x, Si₃N₄ (RI ~ 2.0), or Si_xN_y (x:y > 3/4, RI ~ 2.3). Optionally, F_y-SiO_x and C_y-SiO_x are
10 envisioned as suitable material for silicon-based dielectric layer 20. The silicon-based dielectric layer 20 is preferably about 250 to about 5000 Angstroms thick.

In Fig. 11D, an optional adhesive layer 80 is applied on the silicon-based dielectric layer 20. The adhesive layer 80 is preferably tantalum when the later applied conductive layer 82 (see Fig. 11D) is made of gold. Preferably, the adhesive layer is applied using
15 conventional deposition techniques. The adhesive layer is preferably about 100 to about 200 Angstroms thick.

In Fig. 11E a conductive layer 82 is applied on the previously applied layers on substrate 10, such as adhesive layer 80 if used. Preferably, the conductive layer is formed using conventional deposition techniques. The conductive layer is preferably gold that is
20 about 500 to about 1000 Angstroms thick.

In Fig. 11F a patterning layer 104 is applied on the conductive layer 82 and an opening is formed within it to define an etching region for creating the integrated emitter. Preferably, the patterning layer 104 is a positive photoresist layer of about 1 μm thickness.

In Fig. 11F, preferably a wet etch process is used to create an opening in the
25 conductive layer 82 within the opening of the patterning layer 104. Typically, the etching will create an isotropic etch profile 106 as shown in which a portion of the conductive layer is undercut under the patterning layer 104. Preferably the wet etch process used does not react with the adhesive layer 80, if used, to prevent the etch material from reaching the substrate 10. Optionally, a dry etch process can be used to etch the
30 conductive layer 82.

In Fig. 11G, preferably a dry etch process that is reactive to the adhesive layer 80 is used to create an anisotropic profile 108.

In Fig. 11I a lift-off process is used to remove patterning layer 104. Preferably, low temperature plasma is used to reactively etch ash organic materials within the patterning layer 104. The gas used is preferably oxygen in a planer plasma etch process. The processed substrate 10 is placed in a chamber and the oxygen is introduced and excited
5 by an energy source to create a plasma field. The plasma field energizes the oxygen to a high energy state, which, in turn oxidizes the patterning layer 104 components to gases that are removed from the chamber by a vacuum pump

Optionally, a wet lift-off process can be used in lieu of the plasma lift-off process. The processed substrate 10 is immersed in a solvent that will swell and remove the
10 patterning layer 104.

Fig. 11J shows the application of a cathode layer 14 over the surface of the processed substrate 10. The cathode layer 14 is preferably a thin-film metallic layer such as platinum and preferably has a thickness of about 50 to about 250 Angstroms. Other metals can be used for cathode layer 14 such as gold, molybdenum, iridium, ruthenium,
15 tantalum, chromium, or other refractive metals or alloys thereof, to name a few. The cathode layer 14 disposed on silicon-based dielectric layer 20 forms the emitter surface 86 within the emitter chamber 114.

Fig. 11K illustrates the application of a cathode photoresist layer 116 that has been applied and patterned to define openings where the cathode layer 14 is to be etched to
20 isolate multiple emitters on the substrate 10. Fig. 11L illustrates the cathode layer 14 after it has been etched and the cathode photoresist 116 removed. Within the emitter chamber 114 is the emitter surface 86. An exemplary top view of the resulting structure is shown in Fig. 8. The emitter surface 86 has a first area. The emitter chamber 114 has a first chamber section interfacing to the emitter surface 86 that has substantially parallel
25 sidewalls within the adhesion layer 80. The emitter chamber 114 has a second chamber section formed in the conductive layer 82 that has sidewalls that diverge to an opening having a second area. The second area is larger than the first area. The cathode layer 14 is disposed on the emitter surface 86 and the sidewalls of the first and second sections of the emitter chamber 114. By using integrated circuit thin film technology to fabricate the
30 emitter, it can be integrated along with traditional active circuits found on conventional integrated circuits. The integrated circuit with the emitter can be used in display devices

or storage devices as previously described. Preferably, after fabrication, the emitter is subjected to an annealing process to increase the amount of emission from the emitter.

Fig. 12A and 12B are charts of exemplary annealing processes which are used to increase the emission current capability of an emitter embodying the invention. The annealing process also increases the device yields and quality by allowing the emitters to last longer. The annealing process, among other benefits, helps to decrease the resistance of contacts of dissimilar metals thereby increasing the current flow to the emitters.

In Fig. 12A, a first thermal profile 120 shows the processed substrate that includes an emitter incorporating the invention first elevated to a temperature of about 400 C within 10 minutes then held at this temperature for 30 minutes. Then the processed substrate is slowly cooled back to room temperature (about 25 C) over a period of about 55 minutes. In Fig. 12B, a second thermal profile 122 shows the processed substrate including an emitter incorporating the invention heated to a temperature of about 600 C within 10 minutes and held at that temperature for about 30 minutes. Then, the processed substrate is gradually cooled to room temperature over a period of about 100 minutes. Those skilled in the art will appreciate that the elevated temperature and the rate of cooling can be modified from the exemplary processes described and still meet the spirit and scope of the invention. By annealing the substrate that includes at least one emitter incorporating the invention, several characteristics of the emitter are improved.

What is claimed is:

CLAIMS

1. An emitter (50,100), comprising:
 - an electron supply (10);
 - a silicon-based dielectric layer (20) disposed on the electron supply; and
 - 5 a cathode layer (14) disposed on the silicon-based dielectric layer;wherein the electron supply, silicon-based dielectric layer, and cathode layer have been subjected to an annealing process (120,122).
2. The emitter (50,100) of claim 1 wherein the silicon-based dielectric layer (20) is
10 selected from the group consisting of SiC, SiN_x, Si₃N₄, Si_xN_y, F_y-SiO_x, and C_y-SiO_x.
3. The emitter (50,100) of claim 1 operable to provide an emitted energy with an emission current of greater than 1×10^{-2} Amps per square centimeter.
- 15 4. The emitter (50,100) of claim 1 wherein the silicon-based dielectric layer (20) has a thickness within the range of about 250 to about 5000 Angstroms.
5. An integrated circuit (52), comprising:
 - a substrate (10);
 - 20 the emitter (50, 100) of claim 1 disposed on the substrate; and
 - circuitry (72) for operating the emitter formed on the substrate with the emitter.
6. An electronic device (90), comprising:
 - the emitter (50,100) of claim 1 capable of emitting energy (22); and
 - 25 an anode structure (76,42,58) capable of receiving the emitted energy andgenerating at least a first effect in response to receiving the emitted energy and a second effect in response to not receiving the emitted energy.
7. The electronic device (90) of claim 6 wherein the electronic device is a mass storage
30 device (Fig. 7) and the anode structure (58) is a storage medium, the electronic device further comprising a reading circuit (62) for detecting the effect generated on the anode structure.

8. The electronic device (90) of claim 6 wherein the electronic device is a display device (44) and the anode structure (76, 42) is a display screen (40) that creates a visible effect in response to receiving the emitted energy (22).

5

9. The electronic device (90) of claim 8 wherein the display screen (40) includes one or more phosphors (42) operable for emitting photons (18) in response to receiving the emitted energy (22).

10 10. An emitter (50,100), comprising:

an electron supply layer (10);

an insulator layer (78) formed on the electron supply layer and having an opening defined within;

15 a silicon-based dielectric layer (20) formed on the electron supply layer in the opening and further disposed over the insulator layer; and

a cathode layer (14) formed on the silicon-based dielectric layer;

wherein the emitter has been subjected to an annealing process (120,122) to increase the supply of electrons tunneled from the electron supply layer to the cathode layer for energy emission (22).

20

11. The emitter (50,100) of claim 10 capable of emitting photons (18) in addition to the electron emission (22).

12. The emitter (50,100) of claim 10 wherein the cathode layer (14) has an emission rate
25 greater than about 0.01 Amps per square centimeter.

13. The emitter (50,100) of claim 10 wherein the silicon-based dielectric layer (20) is selected from the group consisting of SiC, SiN_x, Si_xN_y, Si₃N₄, F_y-SiO_x, and C_y-SiO_x.

30 14. The emitter (50,100) of claim 10 wherein the silicon-based dielectric layer (20) has a thickness between about 250 Angstroms and about 5000 Angstroms.

15. An electronic device (50,100), comprising:

an integrated circuit (52) including the emitter of claim 10; and
a focusing device (38,28) for converging the emissions from the emitter.

5 16. A method for creating an emitter (50,100) on an electron supply (10), comprising the steps of:

forming a silicon-based dielectric emitter using semiconductor thin-film layers (52) on the electron supply, at least one of the thin-film layers being a film characterized as a silicon-based dielectric layer (20) with a thickness of less than 500 Angstroms; and

10 annealing the processed emitter (120,122) to increase the tunneling current of the tunneling emitter.

17. An emitter (50,100) created by the process of claim 16.

15 18. The method of claim 16 wherein the step of applying the silicon-based dielectric layer (20) further comprises the step of applying a silicon-based dielectric from the group consisting of SiC, SiN_x, Si_xN_y, Si₃N₄, F_y-SiO_x, and C_y-SiO_x.

19. A method for creating an emitter (50, 100) on an electron supply (10), comprising the steps of:

20 applying a silicon-based dielectric layer (20) over an insulating layer (78) disposed on the electron supply, the insulator layer defining an opening to the electron supply;

applying a conductive layer (80, 82) to adhere to the silicon-based dielectric layer;

applying a patterning layer (104) on the conductive layer;

25 creating an opening (108) in the patterning and conductive layer to the electron supply;

etching the patterning layer (104) to remove it by lift-off from the conductive layer.

30 20. The method of claim 19 further comprising the step of annealing the processed emitter (120, 122) to increase the tunneling current.

1/12




Fig. 1




Fig. 2

2/12




Fig. 3

3/12




Fig. 4




Fig. 5

4/12




Fig. 6




Fig. 7

5/12




Fig. 8




Fig. 9

6/12




Fig. 10

7/12




Fig. 11A




Fig. 11B




Fig. 11C




Fig. 11D

8/12




Fig. 11E




Fig. 11F




Fig. 11G




Fig. 11H

10/12




Fig. 11I




Fig. 11J




Fig. 11K




Fig. 11L

12/12




Fig. 12A




Fig. 12B

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
7 November 2002 (07.11.2002)

PCT

(10) International Publication Number
WO 02/089168 A3

(51) International Patent Classification⁷: **H01J 1/312**, 9/02

(21) International Application Number: PCT/US02/12258

(22) International Filing Date: 16 April 2002 (16.04.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/846,047 30 April 2001 (30.04.2001) US

(71) Applicant: **HEWLETT-PACKARD COMPANY**
[US/US]; 3000 Hanover Street, Palo Alto, CA 94304-1112 (US).

(72) Inventors: **CHEN, Zhizhang**; 4411 Snowbrush Dr., Corvallis, OR 97330 (US). **BICE, Michael, David**; 6257 SW Trellis Dr., Corvallis, OR 97330 (US). **ENCK, Ronald, L.**; 1970 NE Conifer Blvd., Corvallis, OR 97330 (US). **RE-GAN, Michael, J.**; 3210 NW Arrowood Circle, Corvallis, OR 97330 (US). **NOVET, Thomas**; 2905 NW Ashwood

Drive, Corvallis, OR 97330 (US). **BENNING, Paul, J.**; 4736 NW Jeanice Pl., Corvallis, OR 97330 (US).


(74) Agent: **MYERS, Timothy, F.**; Hewlett-Packard Company, Intellectual Property Administration, 3404 E. Harmony Road, m/s 35, Fort Collins, CO 80525-9599 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: SILICON-BASED DIELECTRIC TUNNELING EMITTER



(57) Abstract: An emitter (50, 100) has an electron supply layer (10) and a silicon-based dielectric layer (20) formed on the electron supply layer (10). The silicon-based dielectric layer (20) is preferably less than about 500 Angstroms. Optionally, an insulator layer (78) is formed on the electron supply layer (10) and has openings defined within in which the silicon-based dielectric layer (20) is formed. A cathode layer (14) is formed on the silicon-based dielectric layer (20) to provide a surface for energy emissions (22) of electrons (16) and/or photons (18). Preferably, the emitter (50, 100) is subjected to an annealing process (120, 122) thereby increasing the supply of electrons (16) tunneled from the electron supply layer (10) to the cathode layer (14).

WO 02/089168 A3



Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(88) Date of publication of the international search report:

1 May 2003

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 02/12258

A. CLASSIFICATION OF SUBJECT MATTER
 IPC 7 H01J1/312 H01J9/02

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01J

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

PAJ, EPO-Internal, WPI Data, INSPEC, COMPENDEX

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 1 003 195 A (MATSUSHITA ELECTRIC WORKS LTD) 24 May 2000 (2000-05-24) page 17, line 34-44; claims 1,4,24-26,36,38,44 ---	1,6,8,9, 16,17
X	EP 1 094 485 A (MATSUSHITA ELECTRIC WORKS LTD) 25 April 2001 (2001-04-25) claims 1,10,15,19,20 ---	1,16
A	EP 0 989 577 A (MATSUSHITA ELECTRIC WORKS LTD) 29 March 2000 (2000-03-29) claim 1 --- -/--	1



Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the International filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

* & * document member of the same patent family

Date of the actual completion of the international search

5 February 2003

Date of mailing of the international search report

12/02/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
 NL - 2280 HV Rijswijk
 Tel (+31-70) 340-2040, Tx. 31 651 epo nl,
 Fax (+31-70) 340-3016

Authorized officer

Van den Bulcke, E

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 02/12258

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	PATENT ABSTRACTS OF JAPAN vol. 2000, no. 21, 3 August 2001 (2001-08-03) & JP 2001 118500 A (MATSUSHITA ELECTRIC WORKS LTD), 27 April 2001 (2001-04-27) abstract ---	1
A	PATENT ABSTRACTS OF JAPAN vol. 2000, no. 21, 3 August 2001 (2001-08-03) & JP 2001 118489 A (MATSUSHITA ELECTRIC WORKS LTD), 27 April 2001 (2001-04-27) abstract -----	1

INTERNATIONAL SEARCH REPORT
Information on patent family members

International Application No
PCT/US 02/12258

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 1003195	A	24-05-2000	CN 1254173 A	24-05-2000
			EP 1003195 A2	24-05-2000
			JP 3112456 B2	27-11-2000
			JP 2001155622 A	08-06-2001
			KR 2000035507 A	26-06-2000
			SG 86360 A1	19-02-2002
			TW 436837 B	28-05-2001
			US 6285118 B1	04-09-2001
EP 1094485	A	25-04-2001	JP 2001210224 A	03-08-2001
			CN 1293441 A	02-05-2001
			EP 1094485 A2	25-04-2001
			JP 2001283717 A	12-10-2001
			SG 90185 A1	23-07-2002
			TW 473758 B	21-01-2002
EP 0989577	A	29-03-2000	JP 2966842 B2	25-10-1999
			JP 2000100316 A	07-04-2000
			JP 3079097 B2	21-08-2000
			JP 2000306494 A	02-11-2000
			CN 1249525 A	05-04-2000
			EP 0989577 A2	29-03-2000
			KR 2000023410 A	25-04-2000
			SG 74751 A1	22-08-2000
			TW 436836 B	28-05-2001
JP 2001118500	A	27-04-2001	NONE	
JP 2001118489	A	27-04-2001	NONE	

THIS PAGE BLANK (USPTO)